REHAD: Using Low-Frequency Reconfigurable Hardware for Cache Side-Channel Attacks Detection

International audience Cache side-channel attacks consist, for a malicious process, to infer the current state of the cache by measuring the time it takes to access the memory, and indirectly gain knowledge about other processes sharing this same physical cache. Because cache side-channel attacks le...

Full description

Bibliographic Details
Main Authors: Mao, Yuxiao, Migliore, Vincent, Nicomette, Vincent
Other Authors: Équipe Tolérance aux fautes et Sûreté de Fonctionnement informatique (LAAS-TSF), Laboratoire d'analyse et d'architecture des systèmes (LAAS), Université Toulouse Capitole (UT Capitole), Université de Toulouse (UT)-Université de Toulouse (UT)-Institut National des Sciences Appliquées - Toulouse (INSA Toulouse), Institut National des Sciences Appliquées (INSA)-Université de Toulouse (UT)-Institut National des Sciences Appliquées (INSA)-Université Toulouse - Jean Jaurès (UT2J), Université de Toulouse (UT)-Université Toulouse III - Paul Sabatier (UT3), Université de Toulouse (UT)-Centre National de la Recherche Scientifique (CNRS)-Institut National Polytechnique (Toulouse) (Toulouse INP), Université de Toulouse (UT)-Université Toulouse Capitole (UT Capitole), Université de Toulouse (UT)
Format: Conference Object
Language:English
Published: HAL CCSD 2020
Subjects:
Online Access:https://laas.hal.science/hal-02949624
https://laas.hal.science/hal-02949624/document
https://laas.hal.science/hal-02949624/file/Mao%20et%20al.%20-%202020%20-%20REHAD%20Using%20Low-Frequency%20Reconfigurable%20Hardware.pdf
https://doi.org/10.1109/EuroS&PW51379.2020.00100
id ftunivtoulouse2:oai:HAL:hal-02949624v1
record_format openpolar
spelling ftunivtoulouse2:oai:HAL:hal-02949624v1 2023-12-17T10:48:16+01:00 REHAD: Using Low-Frequency Reconfigurable Hardware for Cache Side-Channel Attacks Detection Mao, Yuxiao Migliore, Vincent Nicomette, Vincent Équipe Tolérance aux fautes et Sûreté de Fonctionnement informatique (LAAS-TSF) Laboratoire d'analyse et d'architecture des systèmes (LAAS) Université Toulouse Capitole (UT Capitole) Université de Toulouse (UT)-Université de Toulouse (UT)-Institut National des Sciences Appliquées - Toulouse (INSA Toulouse) Institut National des Sciences Appliquées (INSA)-Université de Toulouse (UT)-Institut National des Sciences Appliquées (INSA)-Université Toulouse - Jean Jaurès (UT2J) Université de Toulouse (UT)-Université Toulouse III - Paul Sabatier (UT3) Université de Toulouse (UT)-Centre National de la Recherche Scientifique (CNRS)-Institut National Polytechnique (Toulouse) (Toulouse INP) Université de Toulouse (UT)-Université Toulouse Capitole (UT Capitole) Université de Toulouse (UT) Genova, Italy 2020-09-07 https://laas.hal.science/hal-02949624 https://laas.hal.science/hal-02949624/document https://laas.hal.science/hal-02949624/file/Mao%20et%20al.%20-%202020%20-%20REHAD%20Using%20Low-Frequency%20Reconfigurable%20Hardware.pdf https://doi.org/10.1109/EuroS&PW51379.2020.00100 en eng HAL CCSD info:eu-repo/semantics/altIdentifier/doi/10.1109/EuroS&PW51379.2020.00100 hal-02949624 https://laas.hal.science/hal-02949624 https://laas.hal.science/hal-02949624/document https://laas.hal.science/hal-02949624/file/Mao%20et%20al.%20-%202020%20-%20REHAD%20Using%20Low-Frequency%20Reconfigurable%20Hardware.pdf doi:10.1109/EuroS&PW51379.2020.00100 info:eu-repo/semantics/OpenAccess 2020 IEEE European Symposium on Security and Privacy Workshops (EuroS&PW) https://laas.hal.science/hal-02949624 2020 IEEE European Symposium on Security and Privacy Workshops (EuroS&PW), Sep 2020, Genova, Italy. ⟨10.1109/EuroS&PW51379.2020.00100⟩ https://www.ieee-security.org/TC/EuroSP2020/ Reconfigurable architecture Intrusion detetion Microarchitectural timing attacks RISC-V [INFO]Computer Science [cs] [INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR] info:eu-repo/semantics/conferenceObject Conference papers 2020 ftunivtoulouse2 https://doi.org/10.1109/EuroS&PW51379.2020.0010010.1109/EuroS 2023-11-21T23:37:27Z International audience Cache side-channel attacks consist, for a malicious process, to infer the current state of the cache by measuring the time it takes to access the memory, and indirectly gain knowledge about other processes sharing this same physical cache. Because cache side-channel attacks leverage a hardware leakage without requiring any physical access to the devices, they represent very serious threats. Among the runtime detection techniques for cache side-channel attacks, hardware solutions are usually fine-grained and benefit from less performance overhead than software solutions. However, they are not flexible enough to suit the rapid evolution and appearance of software attacks. In this paper we describe REHAD, a novel attack detection architecture that uses reconfigurable hardware. More precisely, it includes a hardware detection module that can be reconfigured by means of a trusted software kernel, to adapt to the level of threats and to detect new attacks. This architecture also benefits from hardware parallelism to fill the frequency gap between reconfigurable hardware and core processor. REHAD has been integrated into the ORCA softcore RISC-V on a FPGA and two common cache side-channel attacks have been successfully detected. Conference Object Orca Université Toulouse 2 - Jean Jaurès: HAL Genova ENVELOPE(-82.713,-82.713,-79.863,-79.863)
institution Open Polar
collection Université Toulouse 2 - Jean Jaurès: HAL
op_collection_id ftunivtoulouse2
language English
topic Reconfigurable architecture
Intrusion detetion
Microarchitectural timing attacks
RISC-V
[INFO]Computer Science [cs]
[INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]
spellingShingle Reconfigurable architecture
Intrusion detetion
Microarchitectural timing attacks
RISC-V
[INFO]Computer Science [cs]
[INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]
Mao, Yuxiao
Migliore, Vincent
Nicomette, Vincent
REHAD: Using Low-Frequency Reconfigurable Hardware for Cache Side-Channel Attacks Detection
topic_facet Reconfigurable architecture
Intrusion detetion
Microarchitectural timing attacks
RISC-V
[INFO]Computer Science [cs]
[INFO.INFO-AR]Computer Science [cs]/Hardware Architecture [cs.AR]
description International audience Cache side-channel attacks consist, for a malicious process, to infer the current state of the cache by measuring the time it takes to access the memory, and indirectly gain knowledge about other processes sharing this same physical cache. Because cache side-channel attacks leverage a hardware leakage without requiring any physical access to the devices, they represent very serious threats. Among the runtime detection techniques for cache side-channel attacks, hardware solutions are usually fine-grained and benefit from less performance overhead than software solutions. However, they are not flexible enough to suit the rapid evolution and appearance of software attacks. In this paper we describe REHAD, a novel attack detection architecture that uses reconfigurable hardware. More precisely, it includes a hardware detection module that can be reconfigured by means of a trusted software kernel, to adapt to the level of threats and to detect new attacks. This architecture also benefits from hardware parallelism to fill the frequency gap between reconfigurable hardware and core processor. REHAD has been integrated into the ORCA softcore RISC-V on a FPGA and two common cache side-channel attacks have been successfully detected.
author2 Équipe Tolérance aux fautes et Sûreté de Fonctionnement informatique (LAAS-TSF)
Laboratoire d'analyse et d'architecture des systèmes (LAAS)
Université Toulouse Capitole (UT Capitole)
Université de Toulouse (UT)-Université de Toulouse (UT)-Institut National des Sciences Appliquées - Toulouse (INSA Toulouse)
Institut National des Sciences Appliquées (INSA)-Université de Toulouse (UT)-Institut National des Sciences Appliquées (INSA)-Université Toulouse - Jean Jaurès (UT2J)
Université de Toulouse (UT)-Université Toulouse III - Paul Sabatier (UT3)
Université de Toulouse (UT)-Centre National de la Recherche Scientifique (CNRS)-Institut National Polytechnique (Toulouse) (Toulouse INP)
Université de Toulouse (UT)-Université Toulouse Capitole (UT Capitole)
Université de Toulouse (UT)
format Conference Object
author Mao, Yuxiao
Migliore, Vincent
Nicomette, Vincent
author_facet Mao, Yuxiao
Migliore, Vincent
Nicomette, Vincent
author_sort Mao, Yuxiao
title REHAD: Using Low-Frequency Reconfigurable Hardware for Cache Side-Channel Attacks Detection
title_short REHAD: Using Low-Frequency Reconfigurable Hardware for Cache Side-Channel Attacks Detection
title_full REHAD: Using Low-Frequency Reconfigurable Hardware for Cache Side-Channel Attacks Detection
title_fullStr REHAD: Using Low-Frequency Reconfigurable Hardware for Cache Side-Channel Attacks Detection
title_full_unstemmed REHAD: Using Low-Frequency Reconfigurable Hardware for Cache Side-Channel Attacks Detection
title_sort rehad: using low-frequency reconfigurable hardware for cache side-channel attacks detection
publisher HAL CCSD
publishDate 2020
url https://laas.hal.science/hal-02949624
https://laas.hal.science/hal-02949624/document
https://laas.hal.science/hal-02949624/file/Mao%20et%20al.%20-%202020%20-%20REHAD%20Using%20Low-Frequency%20Reconfigurable%20Hardware.pdf
https://doi.org/10.1109/EuroS&PW51379.2020.00100
op_coverage Genova, Italy
long_lat ENVELOPE(-82.713,-82.713,-79.863,-79.863)
geographic Genova
geographic_facet Genova
genre Orca
genre_facet Orca
op_source 2020 IEEE European Symposium on Security and Privacy Workshops (EuroS&PW)
https://laas.hal.science/hal-02949624
2020 IEEE European Symposium on Security and Privacy Workshops (EuroS&PW), Sep 2020, Genova, Italy. ⟨10.1109/EuroS&PW51379.2020.00100⟩
https://www.ieee-security.org/TC/EuroSP2020/
op_relation info:eu-repo/semantics/altIdentifier/doi/10.1109/EuroS&PW51379.2020.00100
hal-02949624
https://laas.hal.science/hal-02949624
https://laas.hal.science/hal-02949624/document
https://laas.hal.science/hal-02949624/file/Mao%20et%20al.%20-%202020%20-%20REHAD%20Using%20Low-Frequency%20Reconfigurable%20Hardware.pdf
doi:10.1109/EuroS&PW51379.2020.00100
op_rights info:eu-repo/semantics/OpenAccess
op_doi https://doi.org/10.1109/EuroS&PW51379.2020.0010010.1109/EuroS
_version_ 1785572389423153152