Dual mode CMOS logic circuits
For a few decades, CMOS has been well known for a quite efficient design methodology. With its unique characteristics, CMOS logic has been most commonly used for low voltage operation. Although in many cases CMOS logic can achieve more robust performance than pass-transistor logic and Dynamic Logic...
Main Author: | |
---|---|
Other Authors: | , |
Format: | Thesis |
Language: | English |
Published: |
2016
|
Subjects: | |
Online Access: | http://hdl.handle.net/10356/68706 |
id |
ftnanyangtu:oai:dr.ntu.edu.sg:10356/68706 |
---|---|
record_format |
openpolar |
spelling |
ftnanyangtu:oai:dr.ntu.edu.sg:10356/68706 2023-07-30T04:03:11+02:00 Dual mode CMOS logic circuits Liu, Kai Lau Kim Teen School of Electrical and Electronic Engineering 2016 121 p. application/pdf http://hdl.handle.net/10356/68706 en eng http://hdl.handle.net/10356/68706 DRNTU::Engineering::Electrical and electronic engineering::Electronic systems Thesis 2016 ftnanyangtu 2023-07-07T00:22:11Z For a few decades, CMOS has been well known for a quite efficient design methodology. With its unique characteristics, CMOS logic has been most commonly used for low voltage operation. Although in many cases CMOS logic can achieve more robust performance than pass-transistor logic and Dynamic Logic counterparts, due to the fact that the delay o f low voltage CMOS has been degraded significantly, it is unpractical in many applications. So a novel logic family called dual mode logic (DML) which can be switched between static and dynamic operation modes with a clock control signal is introduced. In the dissertation I introduce the basic DML circuit structure as well as the operation. DML gates present the advantages o f both static and dynamic gates, so DML gates allow these gates to achieve ultra-low power while operating in the static mode, and also high performance in the dynamic mode. The task is to analyze the typical DML gates and study their properties in comparison with conventional ones. And possible application in full adder design is studied; the simulation shall be conducted under different supply voltage and signal frequency, and simulation results will be analyzed and compared. Master of Science (Electronics) Thesis DML DR-NTU (Digital Repository at Nanyang Technological University, Singapore) |
institution |
Open Polar |
collection |
DR-NTU (Digital Repository at Nanyang Technological University, Singapore) |
op_collection_id |
ftnanyangtu |
language |
English |
topic |
DRNTU::Engineering::Electrical and electronic engineering::Electronic systems |
spellingShingle |
DRNTU::Engineering::Electrical and electronic engineering::Electronic systems Liu, Kai Dual mode CMOS logic circuits |
topic_facet |
DRNTU::Engineering::Electrical and electronic engineering::Electronic systems |
description |
For a few decades, CMOS has been well known for a quite efficient design methodology. With its unique characteristics, CMOS logic has been most commonly used for low voltage operation. Although in many cases CMOS logic can achieve more robust performance than pass-transistor logic and Dynamic Logic counterparts, due to the fact that the delay o f low voltage CMOS has been degraded significantly, it is unpractical in many applications. So a novel logic family called dual mode logic (DML) which can be switched between static and dynamic operation modes with a clock control signal is introduced. In the dissertation I introduce the basic DML circuit structure as well as the operation. DML gates present the advantages o f both static and dynamic gates, so DML gates allow these gates to achieve ultra-low power while operating in the static mode, and also high performance in the dynamic mode. The task is to analyze the typical DML gates and study their properties in comparison with conventional ones. And possible application in full adder design is studied; the simulation shall be conducted under different supply voltage and signal frequency, and simulation results will be analyzed and compared. Master of Science (Electronics) |
author2 |
Lau Kim Teen School of Electrical and Electronic Engineering |
format |
Thesis |
author |
Liu, Kai |
author_facet |
Liu, Kai |
author_sort |
Liu, Kai |
title |
Dual mode CMOS logic circuits |
title_short |
Dual mode CMOS logic circuits |
title_full |
Dual mode CMOS logic circuits |
title_fullStr |
Dual mode CMOS logic circuits |
title_full_unstemmed |
Dual mode CMOS logic circuits |
title_sort |
dual mode cmos logic circuits |
publishDate |
2016 |
url |
http://hdl.handle.net/10356/68706 |
genre |
DML |
genre_facet |
DML |
op_relation |
http://hdl.handle.net/10356/68706 |
_version_ |
1772814120107638784 |