Performance-driven parasitic-aware layout retargeting and optimization for analog and RF integrated circuits

• Main Author: Liu, Zheng, 1984-
• Other Authors: Memorial University of Newfoundland. Faculty of Engineering and Applied Science
• Format: Thesis
• Language: English
• Published: 2010
• Subjects: Integrated circuit layout; Radio frequency integrated circuits > Design and construction; Linear integrated circuits > Design and construction; Newfoundland studies; University of Newfoundland
• Online Access: http://collections.mun.ca/cdm/ref/collection/theses5/id/30314

Thesis (M.Eng.)--Memorial University of Newfoundland, 2011. Engineering and Applied Science Bibliography: leaves 129-136. Performance of analog and radio-frequency (RF) integrated circuits is highly sensitive to layout parasitics. Layout-induced parasitics must be optimized to achieve desired circuit performance. This dissertation surveys the previous analog design automation approaches and presents an improved performance-constrained algorithm that can automatically conduct template-based parasitic-aware retargeting and optimization for analog and RF layouts. Piecewise sensitivities are deployed to represent the dependence of performance with respect to layout parasitics. The algorithm then uses these piecewise sensitivities to control parasitic-related layout geometries by directly constructing a set of performance constraints, subject to the maximum allowed performance deviation. Different from previous approaches that only consider parasitic resistances and wire-substrate capacitances, parasitic inductances and wire-coupling capacitances are taken into account to enable successful layout retargeting, in particular when handling RF layouts. The formulated problem is solved using graph-based techniques, combined with mixed-integer nonlinear programming (MINLP). The proposed method is incorporated into a template-based layout design tool called IPRAIL. The proposed algorithm has been demonstrated to be effective and efficient for generating target analog/RF layouts during process migration and/or performance retargeting.