A Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FPGAs

Incremental physical CAD is encountered frequently in the socalled engineering change order (ECO) process in which design changes are made typically late in the design process in order to correct logical and/or technological problems in the circuit. As far as routing is concerned, in order to capita...

Full description

Bibliographic Details
Main Authors: Vinay Verma, Shantanu Dutt
Other Authors: The Pennsylvania State University CiteSeerX Archives
Format: Text
Language:English
Published: 2001
Subjects:
Online Access:http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.24.1843
http://www.ece.uic.edu/~dutt/././papers/iccad01.ps
id ftciteseerx:oai:CiteSeerX.psu:10.1.1.24.1843
record_format openpolar
spelling ftciteseerx:oai:CiteSeerX.psu:10.1.1.24.1843 2023-05-15T17:53:58+02:00 A Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FPGAs Vinay Verma Shantanu Dutt The Pennsylvania State University CiteSeerX Archives 2001 application/postscript http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.24.1843 http://www.ece.uic.edu/~dutt/././papers/iccad01.ps en eng http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.24.1843 http://www.ece.uic.edu/~dutt/././papers/iccad01.ps Metadata may be used without restrictions as long as the oai identifier remains attached to it. http://www.ece.uic.edu/~dutt/././papers/iccad01.ps text 2001 ftciteseerx 2016-01-07T19:07:28Z Incremental physical CAD is encountered frequently in the socalled engineering change order (ECO) process in which design changes are made typically late in the design process in order to correct logical and/or technological problems in the circuit. As far as routing is concerned, in order to capitalize on the enormous resources and time already spent on routing the circuit, and to meet time-to-market requirements, it is desirable to re-route only the ECO-affected portion of the circuit, while minimizing any routing changes in the much larger unaffected part of the circuit. Incremental re-routing also needs to be fast and to effectively use available routing resources. In this paper, we develop a complete incremental routing methodology for FPGAs using a novel approach called bump and refit (B&R); B&R was initially proposed in [4] in the much simpler context of extending some nets by a segment (for the purpose of fault tolerance) for FPGAs with simple i-to-i switchboxes. Here we significantly extend this concept to global and detailed incremental routing for FPGAs with complex switchboxes such as those in Lucent's ORCA and Xilinx's Virtex series. We also introduce new concepts such as B&R cost estimation during global routing, and determination of the optimal subnet set to bump for each bumped net, which we obtain using an efficient dynamic programming formulation. The basic B&R idea in our algorithms is to re-arrange some portions of some existing nets on other tracks within their current channels to find valid routings for the incrementally changed circuit without requiring any extra routing resources (i.e., completely unused tracks), and with little effect on the electrical properties of existing nets. We have Text Orca Unknown
institution Open Polar
collection Unknown
op_collection_id ftciteseerx
language English
description Incremental physical CAD is encountered frequently in the socalled engineering change order (ECO) process in which design changes are made typically late in the design process in order to correct logical and/or technological problems in the circuit. As far as routing is concerned, in order to capitalize on the enormous resources and time already spent on routing the circuit, and to meet time-to-market requirements, it is desirable to re-route only the ECO-affected portion of the circuit, while minimizing any routing changes in the much larger unaffected part of the circuit. Incremental re-routing also needs to be fast and to effectively use available routing resources. In this paper, we develop a complete incremental routing methodology for FPGAs using a novel approach called bump and refit (B&R); B&R was initially proposed in [4] in the much simpler context of extending some nets by a segment (for the purpose of fault tolerance) for FPGAs with simple i-to-i switchboxes. Here we significantly extend this concept to global and detailed incremental routing for FPGAs with complex switchboxes such as those in Lucent's ORCA and Xilinx's Virtex series. We also introduce new concepts such as B&R cost estimation during global routing, and determination of the optimal subnet set to bump for each bumped net, which we obtain using an efficient dynamic programming formulation. The basic B&R idea in our algorithms is to re-arrange some portions of some existing nets on other tracks within their current channels to find valid routings for the incrementally changed circuit without requiring any extra routing resources (i.e., completely unused tracks), and with little effect on the electrical properties of existing nets. We have
author2 The Pennsylvania State University CiteSeerX Archives
format Text
author Vinay Verma
Shantanu Dutt
spellingShingle Vinay Verma
Shantanu Dutt
A Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FPGAs
author_facet Vinay Verma
Shantanu Dutt
author_sort Vinay Verma
title A Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FPGAs
title_short A Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FPGAs
title_full A Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FPGAs
title_fullStr A Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FPGAs
title_full_unstemmed A Search-Based Bump-and-Refit Approach to Incremental Routing for ECO Applications in FPGAs
title_sort search-based bump-and-refit approach to incremental routing for eco applications in fpgas
publishDate 2001
url http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.24.1843
http://www.ece.uic.edu/~dutt/././papers/iccad01.ps
genre Orca
genre_facet Orca
op_source http://www.ece.uic.edu/~dutt/././papers/iccad01.ps
op_relation http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.24.1843
http://www.ece.uic.edu/~dutt/././papers/iccad01.ps
op_rights Metadata may be used without restrictions as long as the oai identifier remains attached to it.
_version_ 1766161673514647552